高级检索

  • ISSN 1006-3080
  • CN 31-1691/TQ

高层综合中面向运算器电源门控技术的低能耗调度算法

姚蔓婷 邱源 柳宜川 袁伟娜 汪楠

姚蔓婷, 邱源, 柳宜川, 袁伟娜, 汪楠. 高层综合中面向运算器电源门控技术的低能耗调度算法[J]. 华东理工大学学报(自然科学版). doi: 10.14135/j.cnki.1006-3080
引用本文: 姚蔓婷, 邱源, 柳宜川, 袁伟娜, 汪楠. 高层综合中面向运算器电源门控技术的低能耗调度算法[J]. 华东理工大学学报(自然科学版). doi: 10.14135/j.cnki.1006-3080
Yao Manting, Qiu yuan, Liu Yichuan, Yuan Weina, Wang Nan. An Novel Scheduling Algorithm for Functional Unit Power Gating in High-Level Synthesis[J]. Journal of East China University of Science and Technology. doi: 10.14135/j.cnki.1006-3080
Citation: Yao Manting, Qiu yuan, Liu Yichuan, Yuan Weina, Wang Nan. An Novel Scheduling Algorithm for Functional Unit Power Gating in High-Level Synthesis[J]. Journal of East China University of Science and Technology. doi: 10.14135/j.cnki.1006-3080

高层综合中面向运算器电源门控技术的低能耗调度算法

doi: 10.14135/j.cnki.1006-3080
基金项目: 国家自然科学基金青年科学基金项目(61604054) 上海航天科技创新基金(SAST-2017-112);
详细信息
    作者简介:

    姚蔓婷(出生1996年),女,安徽芜湖人,硕士研究生,主要研究方向为集成电路设计自动化

    通讯作者:

    汪 楠,E-mail:wangnan@ecust.edu.cn

  • 中图分类号: TN47

An Novel Scheduling Algorithm for Functional Unit Power Gating in High-Level Synthesis

  • 摘要: 电源门控技术是近期广泛采用的低能耗电路设计技术,它能够通过对模块电路的电源进行合理的开关从而实现电路能耗的优化。本文针对细粒度电源门控技术,在高层综合中通过对操作进行合理的调度以降低运算器的能耗。本算法首先分析了电源门控技术下运算器的突破点,并将能耗优化问题转化为调度中的间隔时长优化问题,随后还分析了不同调度结果下的空闲间隙的惩罚时长,并最后将操作调度至惩罚时长最小的时钟周期。实验结果表明,本算法能够在不增加电路面积以及工作时延的条件下较为显著地减少电路的能耗,从而为星载平台设备提供更好的设计结果。

     

  • 图  1  电源门控电路示例

    Figure  1.  Example of power-gating circuit

    图  2  开关运算器电源时的能耗分析

    Figure  2.  Energy consumption analysis of power gating a functional unit

    图  3  调度结果对电源能耗的影响

    Figure  3.  Influence of scheduling results on power consumption

    表  1  运算器漏电能耗仿真结果

    Table  1.   Simulation results of leakage energy consumption of functional units

    Functional unitFrequency$L{E_{\rm cyc} }$(fJ)$L{E_{\rm pg\_cyc} }$(fJ)Delay/cycle
    ALU330 MHz3.80.11
    Multiplier26.30.62
    下载: 导出CSV

    表  2  $t_{\rm oh}^* = 3$时钟周期,$t_{\rm oh}^ + = 8$时钟周期时的能耗优化结果

    Table  2.   The results of leakage energy reduction when $t_{\rm oh}^* = 3$ cycle, $t_{\rm oh}^ + = 8$ cycle

    DFG${R_c}$(+,*)${t_c}$TLE(fJ)OursFDS
    ER(fJ)Ratio(%)ER(fJ)Ratio(%)
    ar (1,1) 34 1023 16 1.6 0 0
    (2,2) 19 1144 31 2.7 22 1.9
    ellip (1,1) 28 843 77 9.1 77 9.1
    (2,1) 24 746 52 7.0 26 3.4
    mpeg (1,1) 49 1475 591 40.1 591 40.1
    (2,1) 38 1288 358 27.8 334 25.9
    fft (1,1) 106 3191 2134 66.9 1866 58.5
    (2,2) 57 3431 1762 51.4 1493 43.5
    ran0 (1,1) 74 2227 728 32.7 617 27.7
    (2,2) 38 2288 765 33.4 676 29.6
    ran1 (1,1) 137 4124 1957 47.5 1810 43.9
    (2,2) 69 4154 2053 49.4 1893 45.6
    avg. 30.8 27.4
    下载: 导出CSV

    表  3  $t_{\rm oh}^* = 5$时钟周期,$t_{\rm oh}^ + = 12$时钟周期时的能耗优化结果

    Table  3.   The results of leakage energy reduction when $t_{\rm oh}^* = 5$ cycle, $t_{\rm oh}^ + = 12$ cycle

    DFG${R_c}$(+,*)${t_c}$TLE(fJ)OursFDS
    ER(fJ)Ratio(%)ER(fJ)Ratio(%)
    ar (1,1) 34 1023 4 0.4 0 0
    (2,2) 19 1144 17 1.5 0 0
    ellip (1,1) 28 843 53 6.3 26 3.1
    (2,1) 24 746 15 2.0 0 0
    mpeg (1,1) 49 1475 437 29.6 437 29.6
    (2,1) 38 1288 248 19.3 231 18.0
    fft (1,1) 106 3191 1965 61.6 1496 46.9
    (2,2) 57 3431 1537 44.8 1165 33.4
    ran0 (1,1) 74 2227 576 25.9 437 19.6
    (2,2) 38 2288 732 32.0 463 20.2
    ran1 (1,1) 137 4124 1738 42.1 1373 33.3
    (2,2) 69 4154 1749 42.1 1259 30.3
    avg. 25.6 19.5
    下载: 导出CSV
  • [1] A. SANYAL, A. RASTOGI, W. CHEN, and S. KUNDU, An efficient technique for leakage current estimation in nanoscaled CMOS circuits incorporating self-loading effects[J]// IEEE Transactions on Computers, vol. 59, no. 7, pp. 922- 932, Jul. 2010.
    [2] 温东新, 杨孝宗, 王玲. 一种VLSI高层综合低功耗设计方案及实现[J]. 计算机研究与发展, 2007, 44(7): 1259-1264.
    [3] 王磊磊, 王璐. 电源门控技术中的电压噪声优化方案[J]. 西安电子科技大学学报, 2019, 46(05): 48-54+90.
    [4] Pyne, SUMANTA. Rescheduling of Power Gating Instructions for Reduction of In-rush Current[C]// 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID). IEEE Computer Society, 2018.
    [5] MOHANKUMAR N, SHANKAR A. Low power implementation of DTMF chip by using power gating technique with merge flops[J]. Journal of Engineering and Applied Sciences, 2018, 13(8): 6335-6340.
    [6] A. SATHANUR, L. BENINI, A. MACII, E. MACII, and M. PONCINO, Row-based power-gating: a novel sleep transistor insertion methodology for leakage power optimization in nanometer CMOS circuits[J]// IEEE Trans. VLSI Systems, vol. 19, no. 3, pp. 469-482, Mar. 2011.
    [7] A. B. KAHNG, S. KANG, and B. PARK, Active-mode leakage reduction with data-retained power gating[C]// Proc. The Conference on Design, Automation & Test in Europe (DATE), pp. 1209-1214, 2013.
    [8] A. SINKAR, T. PARK, and N. S. KIM, Clamping virtual supply voltage of power-gated circuits for active leakage reduction and gate-oxide reliability improvement[J]// IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 3, pp. 580-584, Mar. 2013.
    [9] T. REIMANN, C. C. N. SZE, and R. REIS, Gating sizing and threshold voltage assignment for high performance microprocessor designs[C]// Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 214-219, 2015.
    [10] S. RELE, S. PANDE, S. ONDER, and R. GUPTA, Optimizing static power dissipation by functional units in superscalar processors[C]// Proc. International Conference on Compiler Construction, pp. 261-275, 2002.
    [11] Z. HU, et al., Microarchitectureal techniques for power gating of execution units[C]// Proc. International Symposium on Low Power Electronics and Design, pp. 32-37, 2004.
    [12] M. HENRY and L. NAZHANDALI, NEMS-based functional unit power-gating: design, analysis, and optimization[J]// IEEE Transactions on Circuits and Systems-I, vol. 60, no. 2, pp. 290-302, Feb. 2013.
    [13] C. YEH, K. CHANG, T. CHEN, and C. YEH, Maintaining performance on power-gating of microprocessor functional units by using a predictive pre-wakeup strategy[J]// ACM Transactions on Architecture and Code Optimization, vol. 8, no. 3, pp. 16-27, 2011.
    [14] D. KANNAN, et al., Temperature and process variations aware power gating of functional units[C]// Proc. International Conference on VLSI Design, pp. 515-520, 2008.
    [15] A. KOSHIBA, et al., A fine-grained power gating control on Linux monitoring power consumption of processors functional units[J]// IEICE Tractions on Electronics, vol. E98-C, no. 7, pp. 559-568, Jul. 2015.
    [16] ZHANG L, DAISUKE L, KIMIYOSHI. Design and implementation fine-grained power gating on microprocessor functional units[J]// IPSJ Transactions on System LSI Design Methodology, vol. 64, pp. 182-192, 2011.
  • 加载中
图(3) / 表(3)
计量
  • 文章访问数:  70
  • HTML全文浏览量:  43
  • PDF下载量:  4
  • 被引次数: 0
出版历程
  • 网络出版日期:  2021-06-16

目录

    /

    返回文章
    返回