A Co-simulation Method for Designing Embedded Systems

A co simulation method for hardware/software co design of embedded systems is proposed. An embedded system is composed of software parts in C++ and hardware parts in Verilog. The method aims to convert Verilog modules into C++ programs. Software portions are then integrated with the converted hardware parts and the result leads to a complete simulation environment.