Abstract: This paper studies hardware synthesis from parallel programs. Based on operational semantics of a parallel language, a set of transformation rules for various language constructs is established. By these rules, programs are systematically transformed to hardware circuits composed of registers, latches, and data paths. The correctness of the hardware implementation is ensured by these rules.